The current±voltage characteristics of Au/n-GaAs Schottky diodes grown by metal-organic vapor-phase epitaxy on Ge substrates were determined in the temperature range 80±300 K. The zero-bias barrier height for current transport decreases and the ideality factor increases at low temperatures. The ideality factor was found to show the T 0 eect and a higher characteristic energy. The excellent matching between the homogeneous barrier height and the eective barrier height was observed and infer good quality of the GaAs ®lm. No generation±recombination current due to deep levels arising during the GaAs/Ge heteroepitaxy was observed in this study. The value of the Richardson constant was found to be 7.04 A K À2 cm À2 , which is close to the value used for the determination of the zero-bias barrier height. Ó
Introduction
The electrical transport through Schottky diodes on epi-GaAs grown on Ge substrates has been of considerable interest due to potential widespread applications in microwave ®eld eect transistors, radio-frequency detectors, phototransistors, heterojunction bipolar transistors, quantum con®nement devices, and space solar cells. The performance and reliability of a Schottky contact is drastically determined by the interface between the deposited metal and the semiconductor surface. When GaAs is grown as an epitaxial ®lm on Ge either by metal-organic vapor-phase epitaxy (MOVPE) or by molecular beam epitaxy some problems may arise, such as antiphase domains (APDs) surrounded by antiphase boundaries (APBs), mis®t dislocations in the grown ®lm, and cross-diusion across the GaAs/Ge heterointerface [1±3] . Unless the MOVPE growth parameters are precisely controlled, the above-mentioned problems may deteriorate the device performance.
It is known that the presence of a large density of dislocations in GaAs on Ge substrates poses a major problem. It is necessary to understand the electrical activity of these defects and to ®nd ways to control them. The defects can act as generation±recombination centers. Precipitation or clustering of impurities around the defects may act like random metallic paths, or may generate local regions of electric ®elds, causing a large leakage current and premature breakdown of the device. Hudait and Krupanidhi [4] studied Au/n-GaAs Schottky diodes on n-Ge substrates at 300 K and found that the epi-grown ®lms showed a high ideality factor and a soft breakdown voltage. They concluded that the high ideality factor was due to either tunneling or generation± recombination current and the low breakdown voltage was due to the dislocations present inside the GaAs ®lm. Such a situation in turn produces electrically active defects which results in a higher ideality factor at lower biases. There has been no report on the electrical transport characteristics of Au/n-GaAs on n-Ge substrates at low temperatures.
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GaAs/Ge heterostructures are ®nding applications in space under conditions of low intensity and low illumination, such as the Mars path®nder mission and Rosetta, where the solar cells experience a very low temperature [5] . In geo-stationary orbit satellite applications, the solar cells experience a temperature of about 93 K for a short time [6] , when the satellite is coming out of the eclipse. Hence, it is of technological importance to study and understand the current transport mechanisms of GaAs/Ge heterostructures at low temperatures. It is believed to oer a better picture of the nature of the barrier formed at the metal±semiconductor interface, which in turn can give insight into the various aspects of the conduction mechanisms. Although the GaAs/Ge heterostructure is of great importance in GaAs device technology, details are currently not available regarding the current transport mechanisms and the other properties of Au/n-GaAs on n-Ge over a wide range of temperatures. Therefore, an attempt has been made to study the current transport characteristics of Au/nGaAs Schottky diodes on Ge in the temperature range of 80±300 K.
Experimental procedure
Si-doped n-type GaAs ®lm of 3 lm thickness was grown on a (1 0 0) n -Ge substrate o-cut 2°towards the [1 1 0] direction. The ®lm was grown using low-pressure MOVPE. The source materials were trimethylgallium, 100% arsine (AsH 3 ), 104 ppm silane (SiH 4 ) as an n-type dopant, and palladium puri®ed H 2 as the carrier gas. The details of the growth procedure can be found elsewhere [4,7±9] . After the growth of GaAs on the Ge substrate, ohmic contacts were deposited using a thermal evaporator on the back side using a Au±Ge eutectic alloy with an over layer of Au. The contacts were annealed at 450°C for 2 min in an ultra-high-pure N 2 atmosphere. Au contacts were made on the front side of the GaAs epitaxial ®lm using physical a mask having dots of area 1X25 Â 10 À3 cm 2 , again using the thermal evaporation technique. The epitaxial ®lm was cleaned using organic solvents and the oxide layer was removed using HCl:H 2 O 2 (1:1) prior to the deposition of the Au front contact.
The current±voltage (I±V) characteristics of the diodes were measured at room temperature using an automated arrangement [10] consisting of a Keithley source measuring unit SMU 236, an IBM PC486, and a probe station. Diodes showing similar I±V characteristics and high reverse break down values were selected and mounted on a TO-39 header using silver paste and a thin gold wire. The TO-39 headers were mounted on a LN 2 cryostat and, using the above-mentioned setup, the low temperature I±V characteristics from 80 to 303 K were measured, in steps of 10 K. The temperature was maintained within AE1 K during the data acquisition. Capacitance±voltage (C±V) measurements were performed at room temperature using a capacitance meter at a frequency of 1 MHz; the carrier concentration of the grown n-type epitaxial layer was determined to be 1X3 Â 10 17 cm À3 . This carrier concentration is further con®rmed by means of electrochemical C±V measurement. The diode was further characterized using deep level transient spectroscopy (DLTS), supplied by M/s Lab-Equip, India, in order to determine the properties of any deep levels present in the grown epi-GaAs ®lm. Fig. 1 shows the forward semi-log I±V characteristics of Au/n-GaAs Schottky diodes grown on n-Ge at different temperatures, ranging from 80 to 300 K. These plots clearly depict the linearity over three to four decades of current magnitude. The gradual shift of the I±V curve towards a higher voltage is observed with decrease in temperature, which is in agreement with the following equation [11] governing the current transport across a Schottky diode by the thermionic emission±diusion theory and is given by where V is the applied voltage drop across the semiconductor surface depletion layer. Further, n is the ideality factor, k is the Boltzmann constant, T is the temperature, q is the electronic charge and I s is the saturation current, which is expressed by
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where a is the diode area, A ÃÃ is the Richardson constant (8.16 A K À2 cm À2 ), U b0 is the zero-bias barrier height. Using Eq. (1), the values of the ideality factor n of the diode at dierent temperatures were calculated from the slopes of the linear regions of the semi-log forward bias curves. Using Eq. (2), the zero-bias barrier height, U b0 was determined from the extrapolated experimental saturation current, I s . The zero-bias barrier height and the ideality factor at dierent temperatures are plotted versus temperature in Fig. 2 . From Fig. 2 , it is observed that the ideality factor increases with a decrease of temperature. This increase is very slow from 300 K down to 120 K and then increases steeply down to 80 K. The zero-bias barrier height decreases slowly with temperature down to 120 K and the further decrease is very steep down to 80 K. For an ideal Schottky diode, the zero-bias barrier height should increase as temperature is decreased, in accordance with the band gap variation with temperature [10, 12, 13] . Here, the zero-bias barrier height is showing an inverse behavior to the ideality factor variation.
To assess the quality of the grown GaAs ®lm on Ge, several models of conduction mechanisms have been applied to the observed low temperature I±V data of Au/ n-GaAs/Ge Schottky diodes. According to Werner± G utler model [14] , the barrier height has a Gaussian distribution with a mean barrier height. The decrease in barrier height with reduction in temperature has been explained by the lateral distribution of the barrier height [14] . The Gaussian distribution of the barrier height yields the following equation for the barrier height:
where U bmean is the mean barrier height, r s is the standard deviation of the barrier distribution, and the other symbols have their usual meanings. The zero-bias barrier height has been simulated using Eq. (3) and replotted along with the experimentally observed barrier heights in Fig. 2 . The detailed experimental and simulated barrier height and ideality factor are shown in Table 1 . From the experimental and simulated zero-bias barrier heights, one can ®nd that there is a large deviation between these two values. The Werner±G utler model has been used by several authors [10,15±18] to ®t the theoretical and experimental zero-bias barrier heights and in general there has been very good agreement between these two values. However, the experimentally observed zero-bias barrier height does not closely match with the value predicted from Werner± G utler model (Eq. (3)) and one can also ®nd from Fig. 2 that there is a large deviation between the theoretical and experimental values from 120 to 260 K. Only in the high and low temperature regions does this model ®t with the experimental data. In order to explain the observed variation of ideality factor with temperature in the present case, Werner± G utlerÕs potential¯uctuation model [14] has been considered. According to this model, the variation of ideality factor with the temperature is given by
where c and f are the voltage coecients of barrier height. Using the experimentally determined values of n at dierent measurement temperatures and the value of r s obtained from Eq. (3), values of c and f were obtained. The experimentally determined values and the continuous curve representing a ®t to these values using Fig. 2 . The variation of the zero-bias barrier height and the ideality factor with temperature, calculated using Eqs. (1) and (2), for the Au/n-GaAs on n-Ge Schottky diode. The zero-bias barrier height decreases with decreasing temperature down to 120 K and the further decrease is very step down to 80 K.
the parameters obtained using Eq. (4) are shown in Fig.  2 . From Fig. 2 it is observed that there is a deviation between the experimental and simulated ideality factors. Therefore, the small discrepancies between the experimental and theoretical values of the barrier height and ideality factor could be due to deviations in the barrier height distribution from the Gaussian model assumed by Werner±G utler. According to TungÕs model [17, 18] , the ideality factor of an inhomogeneous Schottky barrier diode with a distribution of low Schottky barrier heights may increase when the measurement temperature is lowered. As per Sullivan et al. [19] and TungÕs model of lateral inhomogeneities [17, 18] , the Schottky barrier consists of laterally inhomogeneous patches of dierent barrier heights. The patches with lower barrier height have larger ideality factors and vice versa. Using TungÕs theoretical approach, Schmitsdro et al. [20] found a correlation between the zero-bias barrier height and the ideality factors. The extrapolation of the linear ®t to the data gives a homogeneous barrier height an ideality factor of about 1.01. In the present case, the homogeneous barrier height obtained from the linear ®t of the zero-bias barrier height versus ideality factor is 0.78 eV and is shown in Fig. 3 . This homogeneous barrier height is in close agreement with the eective barrier height U cv b0 0X776 eV obtained from the C±V measurement. According to Schmitsdro et al. [20] , the larger the discrepancy between the homogeneous barrier height and the eective barrier height, the poorer the quality of the grown epilayer.
Eect of thermionic ®eld emission
Mechanisms such as tunneling and generation±re-combination are now considered to explain the observed variation of ideality factor and zero-bias barrier height. If the current transport is controlled by the thermionic ®eld emission (TFE) theory, the relation between current and voltage can be expressed as [21] I I s exp V E 0 5a
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where E 00 is the characteristic energy, which is related to the transmission probability of the carrier through the barrier given in the following equation:
In the case of our Au/n-GaAs Schottky diode on Ge, with N D 1X3 Â 10 17 cm À3 , m Ã e 0X067m 0 , and e s 12X8e 0 the value of E 00 turns out to be 7.2 meV. According to the transport theory, TFE dominates only when E 00 % kT and the value of E 00 calculated using Eq. (6) is almost equal to the value of kT at 80 K. However, the barrier height lowering, DU TFE , due to TFE can be determined using the following equation [21] :
where V d is the built in potential. For a built in potential of 0.78 V and a value of E 00 7.2 meV, the calculated barrier height lowering is 45 meV. This cannot account for the presently observed lowering of the barrier height. Using the experimental values, the increase in ideality factor is further analyzed by considering the tunneling current as the cause for the variation of the ideality factor. Fig. 4 shows a plot of E 0 versus kT aq. The value of E 0 is determined from Eq. (5b). A linear ®t to the data results in a y-intercept, which gives a value of E 0 as 5.63 meV. This ®t is good down to a temperature of 120 K and deviates below this temperature. The experimentally observed E 0 value of 5.63 meV is less than the theoretically calculated value of 7.2 meV. If the curvature is considered at 120 K, it gives a very high characteristic energy, which explains the conduction mechanism as TFE.
Values of 1an were theoretically calculated using the following equation [22] :
where b indicates the bias dependence of the barrier height. The experimentally observed values of 1an were superimposed on theoretically generated 1an versus 1000aT plots in Fig. 5 , in order to con®rm the higher value of the characteristic energy. This plot provides a good check to know whether the conduction mechanism is TFE or TE. By analyzing the experimental values, a characteristic energy E 00 of 12 meV and b of 0.02 were obtained for a temperature range of 80±160 K. The characteristic energy is around 17 meV in the temperature range of 160±300 K. At high temperature the E 00 is 17 meV as observed from Fig. 5 . The higher value of E 00 con®rms that at lower temperature the diode conduction mechanism is TFE, while at higher temperature it is TE-diusion, although it has high base doping (1X3 Â 10 17 cm À3 ). The high characteristic energy has been related to several eects such as the density of states and the electric ®eld present on the surface of the Fig. 4 . Plot of E 0 versus kT aq using Eq. (5b) assuming TFE. The slight curvature near 120 K indicates the possibility of a higher characteristic energy than which is predicted by the theory and estimated using Eq. (6).
semiconductor [22] . The electric ®eld near the semiconductor surface can be increased by mechanisms such as surface roughness at the periphery, local pile-up of dopants, geometrical inhomogeneities due to crystal defects, and the presence of relatively a thick interfacial insulating layer between the deposited metal and the semiconductor surface [22] . Multi-step tunneling through interface states also yields a high characteristic energy [23] .
Eect of generation±recombination
One more reason for higher ideality factors at low temperatures could be due to generation±recombination centers. Recombination±generation current may arise from the defects such as antiphase boundaries, mis®t dislocations in the epilayer, deep levels in the forbidden gap, defects arising due to the out diusion of dopants from the substrate into the epilayer, series resistance eects, and the interface state density distribution.
The measured values of n at 300 and 80 K are 1.14 and 1.80, respectively. The generation±recombination centers could be due to the presence of mis®t dislocations, which arise during the heteroepitaxy of GaAs on Ge by the MOVPE growth process. This type of generation±recombination center gives rise to an ideality factor of around 2 at room temperature, as observed in our previous paper [4] . At low temperatures, the defects arising during the MOVPE growth of GaAs on Ge may not be active enough to contribute to the larger value of n. At room temperature, a value of 1.14 matches with the experimental curve and a series resistance of 7 X is obtained using CheungÕs approach [24] .
In general, the quality of the homoepitaxial ®lms is very excellent in comparison with the heteroepitaxial ®lms. Unless the heteroepitaxial MOVPE growth parameters are precisely controlled, there might be some mis®t dislocation at the GaAs/Ge heterointerface, which deteriorate the device performance [25] . It is known from the literature [26±28] that 2°o-oriented Ge substrates often give rise to APBs, APDs and mis®t dislocations during the growth of GaAs on Ge substrates. The epitaxial ®lms used for the transport studies were characterized by a number of techniques, namely atomic force microscopy, low temperature photoluminescence spectroscopy, secondary ion mass spectroscopy, crosssectional transmission electron microscopy, and electrochemical capacitance voltage (ECV) pro®ling, all performed prior to fabricating the Au Schottky diodes. From these techniques, it was observed that the quality of the ®lm was good. Chand et al. [29] studied the I±V characteristics of GaAs on Si and concluded that a minimum number of electrical defect centers caused the higher ideality factor, even though the quality of the ®lm was excellent based on structural and optical results. However, in our case, the GaAs on Ge lattice mismatch is only about 0.07% at room temperature and 0.12% at growth temperature. GaAs on Si, in contrast, is $4%. Even, this small lattice mismatch, as well as the thermal expansion coecient mismatch between the GaAs epitaxial layer and the Ge substrate, may create mis®t dislocations, which in turn increase the number of generation±recombination centers, unless the growth parameters are precisely controlled. Fig. 6(a) shows the C±V characteristics at room temperature measured at frequency of 1 MHz and Fig.  6(b) shows the C À2 ±V characteristics. The voltage intercept gives the value 0.72 eV and the barrier height measured by this method is 0.776 eV. The measured carrier concentration by this method is 1X3 Â 10 17 cm À3 , which is in close agreement with the value obtained by ECV polaron pro®ler measurements. The dierence in the carrier concentration between the two methods was within AE5%. The DLTS technique was employed for the determination of the deep levels present inside the GaAs epitaxial ®lm. No noticeable DLTS peaks were observed in the present studies. Though this may not rule out the possibility of the presence of deep traps, their concentration must be less what the system is sensitive to. Nevertheless, these observations further establish the device quality of epi-GaAs ®lms.
C±V characteristics
T 0 eect
The ideality factor of a diode increases as the temperature decreases, which is generally known as the T 0 eect. At many metal±semiconductor interfaces, the observed Schottky barrier height and the ideality factors are found to vary with the measurement temperature. The variation of the ideality factor with temperature is [30, 31] 
where T 0 is a constant. Demonstration of the T 0 eect is usually accomplished by plotting nT versus T and observing a straight line with a slope of unity, which does not extrapolate through the origin. This can be seen from Fig. 4 ; and the slope is 0.95 and the value of T 0 is 60.9 K. The value of T 0 can vary between 10 and 100 K for diodes on the same slice of GaAs [32] . Tung [17] explained the T 0 eect using the barrier height inhomogeneity in the Schottky barrier diode.
Flat-band barrier height
The barrier height as obtained from TE theory decreases with decreasing temperature. The barrier height obtained from Eq. (2) is called the apparent barrier height or the zero-bias barrier height. The barrier height obtained under¯at-band condition is called the¯at-band barrier height and is considered as the real fundamental quantity. Unlike the case of the zero-bias barrier height, the electric ®eld in the semiconductor is zero under the¯at-band condition. The¯at-band barrier height, U 
Richardson plots
The Richardson constant A ÃÃ was usually obtained from ln J s aT 2 versus 1000aT plot and the slope gives the barrier height at 0 K. This plot is shown in Fig. 8 and it is linear only in the temperature range of 160±300 K. The obtained Richardson constant and the zero-bias barrier height values are 0.136 A K À2 cm À2 and 0.634 eV, respectively. Since, if the ideality factor is a strong function of temperature, a modi®ed Richardson plot has been proposed by several authors [10, 12, 15, 33] and is shown in Fig. 8 . The modi®ed Richardson plot, which is ln J s aT 2 versus 1000anT , gives A ÃÃ 143X7 AK À2 cm À2 and U b0 0X94 eV (which is in close agreement with the¯at band barrier height, 0.922 eV). The normal A ÃÃ value is 22 times lesser than the theoretical value of 3 A K À2 cm À2 [34] . The modi®ed A ÃÃ value is 48 times higher than the theoretical value and this has been explained in terms of variation of barrier height with the temperature [35, 36] . It has been reported in the literature that the Richardson constant varies from 3 to 100 A K À2 cm À2 [35] . From the observed A ÃÃ value, the corrected A ÃÃ value can be obtained from the following equation [35] :
where U f b is the¯at band barrier height. The corrected A ÃÃ value is 7.04 A K À2 cm À2 which is close to the theoretical value considered (8.16 A K À2 cm À2 ) for extracting zero-bias barrier height values from Eq. (2).
Conclusions
The current±voltage characteristics of Au/n-GaAs Schottky diodes on n-Ge substrates were studied in the temperature range of 80±300 K. The zero-bias barrier height decreases and the ideality factor increases with decreasing temperature; the changes are quite signi®cant at lower temperatures. The small discrepancies between the experimental and theoretical values of the barrier height and ideality factor could be due to deviations in the barrier height distribution from the Gaussian model assumed by Werner±G utler. According to TungÕs approach of lateral inhomogeneities, the homogeneous barrier height and the eective barrier heights are closely matched, which shows the good quality of the GaAs ®lm grown on the Ge substrate. There are no eects due to recombination±generation centers, deep levels, or active dislocations present inside the GaAs epitaxial ®lms, which can in turn increase the ideality factors. The ideality factor was found to show the T 0 eect and a high characteristic energy. The value of the Richardson constant after applying the approximate corrections was found to be 7.04 A K À2 cm À2 , which is close to the value used for the determination of the zero-bias barrier height. The quality of the grown n-GaAs ®lm on the Ge substrate is good, based on the results of electrical characterization; hence, the GaAs/Ge heterojunction can be used in space applications at low temperatures.
